version 1.3, 2012/07/06 10:27:32
|
version 1.5, 2012/07/06 19:46:52
|
Line 2
|
Line 2
|
|
|
Programming the G-REX PCI bridge |
Programming the G-REX PCI bridge |
|
|
document version 0.1 - THIS IS A WORK IN PROGRESS! |
document version 0.2 - THIS IS A WORK IN PROGRESS! |
|
|
# 0. Introduction |
# 0. Introduction |
|
|
This document describes software/hardware interface of the G-REX PCI bridge for Amiga computers. What you're |
This document describes software/hardware interface of the G-REX PCI bridge |
reading is a result of reverse engineering, which was long and difficult process. |
for Amiga computers. What you're reading is a result of reverse engineering, |
|
which was long and difficult process. |
Next time when you're going to buy a hardware product for your Amiga, don't forget to ask the vendor to make the |
|
programming documentation publicly available! Remeber that hardware without software is just a piece of junk... |
Next time when you're going to buy a hardware product for your Amiga, don't |
|
forget to ask the vendor to make the programming documentation publicly |
|
available! Remeber that hardware without software is just a piece of junk... |
and you can't write software without hardware documentation. |
and you can't write software without hardware documentation. |
|
|
In case you've noticed an error in this document please let me know. |
In case you've noticed an error in this document please let me know. |
Line 19 In case you've noticed an error in this
|
Line 21 In case you've noticed an error in this
|
|
|
G-REX is an evolution of PCI bridge used previously on CyberVisionPPC and |
G-REX is an evolution of PCI bridge used previously on CyberVisionPPC and |
BlizzardVisionPPC cards. These products share a lot of similiarities (at |
BlizzardVisionPPC cards. These products share a lot of similiarities (at |
least when it comes to PCI interface). |
least when it comes to PCI interface). In fact CVPPC/BVPPC can be treated as |
|
a special one-slot version of G-REX. Maybe actually it's the other way around |
|
;-). |
|
|
Firmware does the dirty job of assigning PCI resources (BARs, interrupt lines, |
Firmware does the dirty job of assigning PCI resources (BARs, interrupt lines, |
etc.) before the OS is running. Therefore G-REX does not need any special |
etc.) before the OS is running. Therefore G-REX does not need any special |
initialization. |
initialization. |
|
|
|
All memory spaces of G-REX are directly visible and addressable in Amiga memory |
|
space, unlike in Mediator. Firmware allocates memory space as needed, depending |
|
on what cards are installed. |
|
|
# 2. Memory map |
# 2. Memory map |
|
|
G-REX is configured as multipie AutoConf boards. Confusingly, they all have the same vendor (8512) and product (101). |
G-REX is configured as multipie AutoConf boards. Confusingly, they all have the same vendor (8512) and product (101). |
Line 37 G-REX is configured as multipie AutoConf
|
Line 45 G-REX is configured as multipie AutoConf
|
|
|
0x80000000 - PCI memory space, variable size and number of boards, depending on cards installed. |
0x80000000 - PCI memory space, variable size and number of boards, depending on cards installed. |
|
|
# 2a. PCI configuration space |
# 2a. PCI configuration space (0xFFFA0000) |
|
|
Access to configuration space is a bit tricky. Be warned that access to |
Access to configuration space is a bit tricky. Be warned that access to |
addresses not used by G-REX generates bus error (esp. to configuration |
addresses not used by G-REX generates bus error (esp. to configuration |
Line 45 locations which are unused because there
|
Line 53 locations which are unused because there
|
how these errors are supported in your OS, it may be important to trap them and |
how these errors are supported in your OS, it may be important to trap them and |
handle correctly. |
handle correctly. |
|
|
Configuration data for first slot seems to be accessible at +0x1000. |
Configuration data for first slot seems to be accessible at offset +0x1000 (on |
|
CVPPC/BVPPC there's aslo a mirror on +0x0). |
|
|
[TO BE COMPLETED] |
[TO BE COMPLETED] |
|
|
# 2b. PCI I/O registers space |
# 2b. PCI I/O registers space (0xFFFC0000) |
|
|
This space offers access to I/O registers of all PCI cards. |
This space offers access to I/O registers of all PCI cards. |
|
|
BAR addresses in this space are treated as relative to 0xFFFA0000. Card with |
On G-REX BAR addresses in this space are treated as absolute. |
I/O BAR set to 0x100 will actually be available at 0xFFFA0100. |
|
|
|
# 2c. PCI memory space |
On CVPPC/BVPPC BAR addresses in this space are treated as relative to |
|
0xFFFA0000. Card with I/O BAR set to 0x100 will actually be available |
|
at 0xFFFA0100. |
|
|
|
# 2c. PCI memory space (0x80000000) |
|
|
This space offers access to memory (and memory-mapped registers) of PCI cards. |
This space offers access to memory (and memory-mapped registers) of PCI cards. |
Each PCI memory BAR is assigned a separate AutoConf board during firmware |
Each PCI memory BAR is assigned a separate AutoConf board during firmware |
initialization. |
initialization. |
|
|
|
For example Voodoo 3, which has two 32MB memory BARs, will be visible as |
|
two 8512/101 boards somewhere at 0x80000000 (or later). |
|
|
Addresses in this space are treated as absolute. Memory BAR register set to |
Addresses in this space are treated as absolute. Memory BAR register set to |
0x80000000 means it is configured at this address. |
0x80000000 means it is configured at this address. |
|
|
|
On CVPPC/BVPPC this space is present at different address - 0xE0000000. |
|
|
# 2d. Bridge configuration registers |
# 2d. Bridge configuration registers |
|
|
Line 75 Offset - meaning
|
Line 92 Offset - meaning
|
|
|
No need to fiddle with these registers, as they've been already configured properly by the firmware. |
No need to fiddle with these registers, as they've been already configured properly by the firmware. |
|
|
# 3. Reconfiguring the bus. |
# 3. Reconfiguring the bus |
|
|
If needed, it's possible to reconfigure bus just by writing new values into |
If needed, it's possible to reconfigure bus just by writing new values into |
configuration space. Keep in mind that any previously initialized chips will |
configuration space. Keep in mind that any previously initialized chips will |
Line 85 initialized by the firmware so it can di
|
Line 102 initialized by the firmware so it can di
|
# 4. Interrupts |
# 4. Interrupts |
|
|
All interrupts are converted into Amiga INT2 interrupt. There's no such thing |
All interrupts are converted into Amiga INT2 interrupt. There's no such thing |
as interrupt acknowledge register. |
as interrupt acknowledge register. However, there seems to be an interrupt |
|
enable register (see "Bridge configuration registers" above). |
|
|
# 5. DMA |
# 5. DMA |
|
|
The bridge is certainly capable of DMA, but it needs further reverse |
The bridge is certainly capable of real busmaster DMA, but it needs further |
engineering. |
reverse engineering. |
|
|
[TO BE COMPLETED] |
[TO BE COMPLETED] |
|
|
There were at least two different revisions of G-REX 1200. Later revision |
There were at least two different revisions of G-REX 1200. Later revision |
probably does support DMA in two slots. |
probably does support DMA in first two slots. I'm not sure if it is possible |
|
to detect revision of the G-REX in software. |
|
|
G-REX 4000D probably has busmaster DMA capability in all slots. |
G-REX 4000D probably has busmaster DMA capability in all slots. |
|
|
Line 115 p5pbvar.h - Structures used by the p5pb.
|
Line 134 p5pbvar.h - Structures used by the p5pb.
|
|
|
The p5pb does attach on top of p5bus, however p5membar drivers attach on top of zbus (since 8512/101 entries are seen as Zorro boards). |
The p5pb does attach on top of p5bus, however p5membar drivers attach on top of zbus (since 8512/101 entries are seen as Zorro boards). |
|
|
|
# 7. Thanks |
|
|
|
[[AmiBay|http://www.amibay.com]] users d0pefish and ramborolf helped testing |
|
early versions of p5pb driver. Without their help this document would not |
|
exist. |
|
|