version 1.15, 2018/03/01 14:14:57
|
version 1.16, 2018/03/14 16:31:47
|
Line 41 riscv |(Spec.) |Not vulnerable | | |
|
Line 41 riscv |(Spec.) |Not vulnerable | | |
|
|
|
[[!table data=""" |
[[!table data=""" |
Port |Vendor/Model |Meltdown (V3) |NetBSD-6 |NetBSD-7 |NetBSD-8 |NetBSD-current |
Port |Vendor/Model |Meltdown (V3) |NetBSD-6 |NetBSD-7 |NetBSD-8 |NetBSD-current |
amd64 |Intel |Vulnerable |No fix planned |Not fixed |Not fixed |Fixed with SVS |
amd64 |Intel |Vulnerable |No fix planned |Not fixed |Not fixed |Fixed [MitigA] |
amd64 |AMD |Not vulnerable | | | | |
amd64 |AMD |Not vulnerable | | | | |
amd64 |VIA |Unknown | | | | |
amd64 |VIA |Unknown | | | | |
i386 |Intel |Vulnerable |No fix planned |Not fixed |Not fixed |Not fixed |
i386 |Intel |Vulnerable |No fix planned |Not fixed |Not fixed |Not fixed |
Line 54 ia64 |Intel |Not vulnerable | | | |
|
Line 54 ia64 |Intel |Not vulnerable | | | |
|
riscv |(Spec.) |Not vulnerable | | | | |
riscv |(Spec.) |Not vulnerable | | | | |
"""]] |
"""]] |
|
|
|
## Mitigations |
|
|
|
### Mitigation A: SVS |
|
|
|
Meltdown is mitigated with the SVS feature. It can be dynamically disabled |
|
by changing the "machdep.svs.enabled" sysctl. |
|
|
## External Resources |
## External Resources |
|
|
* [MIPS Blog Post](https://www.mips.com/blog/mips-response-on-speculative-execution-and-side-channel-vulnerabilities/) |
* [MIPS Blog Post](https://www.mips.com/blog/mips-response-on-speculative-execution-and-side-channel-vulnerabilities/) |